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ABSTRACT

A system is disclosed for a computer to communicate with a
selected one of a plurality of other computers through two
identical communications links associated with the commu
nicating computers. A single channel connects the two links
which operate at a clock rate independent of the computers.
Binary digits and clock pulses are combined and converted
into a three-level signal for serial transmission over the single
channel. Both control messages and data words may be trans
mitted. Each message and word transmitted is checked for
error by the receiving link before it is accepted and the receiv
ing computer is interrupted. If error is found, an error message
is automatically transmitted to the originating computer.
17 Claims, 7 Drawing Figures
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is detected, the receiving communications link will interrupt
its associated computer which will then execute an operation
indicated by the control code received.
A given computer may be provided with a plurality of

COMMUNICATIONS LNK FOR COMPUTERS
ORIGN OF INVENTION

The invention described herein was made in the per
formance of work under a NASA contract and is subject to the
provisions of Section 305 of the National Aeronautics and
Space Act of 1958, Public Law 85-568 (72 Stat. 435; 42 USC

similar links, each connected to a communications link of

another computer through a separate communications chan
nel in order to selectively transmit control codes and data to
one of the other computers. That is done by addressing the

2457).

BACKGROUND OF THE INVENTION

O

communications link which is connected between the trans

mitting computer and the communications link associated
with the computer intended to receive the message.
This invention relates to apparatus for communication
To provide a single channel between pairs of links for serial
between computers, and more particularly to a communica
communications, a self-clocking system is provided which
tions link connected to a computer in a system of computers
for transmitting and receiving control codes and data words. 15 translates the data word or control code being transmitted in
serial binary form into a three-level signal. That is accom
In order to facilitate load sharing, remote programming,
plished by transmitting a binary 1 as a pulse of a given polarity
high-speed data interchange between computers, and the use
of peripheral equipment associated with one computer by and a binary 0 as a pulse of opposite polarity. The signal
returns to zero volts between pulses under control of a clock
other computers, it is desirable to have a single channel to
transmit and receive control codes and data words. For 20 generator in the transmitting communications link operation
independently of both the transmitting and the receiving com
greatest flexibility, such a channel should have a transfer rate
independent of computer cycle time, and should be capable of puter. The receiving communications link transforms the pull
handling full speed input and output operations of the compu
ses representing the binary 1's and 0's into a signal of conven
ters.
tional two-level form and a train of synchronized clock pulses,
In the past, transmitter-receiver systems between computers 25 one clock pulse for each pulse of either polarity received
through the single channel.
have usually employed separate channels for transmitting
synchronizing pulses. While such systems have provided
The novel features of the invention are set forth with par
means for linking two digital computers for high speed in
ticularity in the appended claims. The invention will best be
terchange of data in real-time computer applications, it would
understood from the following description when read in con
be desirable to have a system employing a single channel to junction with the accompanying drawings.
link two digital computers for transmission of synchronizing
BRIEF DESCRIPTION OF THE DRAWINGS
pulses with data,
For even greater flexibility, the communications link as
FIG. 1 illustrates in a general block diagram a system
sociated with a given computer should be capable of trans enabling
computer to communicate with a selected one of
35
mitting not only data but also control words or codes such that a pluralityone
of computers using a special communications link
the receiving computer can be prepared to receive data, and at
end of a single communications channel connecting
the receiving computer can advise through its communica theeach
selected computer to the given computer.
tions link over the same channel when data has been properly
FG. 2 is a general timing diagram for the operation of a
received. If data is not properly received, as determined by a
computer
connected to a communications link for transmis
40
suitable check (such as a parity check) it would be desirable
sion of a data word or control code.
to have the transmitting computer advised without interrupt
FIG. 3 is a functional block diagram of a communications
ing the receiving computer. The transmitting computer could
link in the system of FIG, 1.
then make repeated attempts to transmit the same data, until
FIG. 4 is a circuit diagram of an output driver for use in the
it is received properly by the receiving computer or until a 45 communications
link shown in FIG. 3.
predetermined number of attempts have been made. The
F.G. S is a schematic diagram of a line receiver for use in
number could be determined by a subroutine written into the
the communications link shown in F.G. 3.
stored program of the transmitting computer. When that
FIG. 6 is a logic diagram of a decoding section and of a
number of attempts have been made, the stored program may
and receiving control section of the communica
branch into a routine devised to take some appropriate action, 50 transmitting
such as to advise the operator at the transmitting computer of tions link illustrated in F.G. 3.
FIG. 7 is a logic diagram of sections which, together with
a faulty transmission channel.
Although a communications link between two computers is the logic diagram of FIG. 6, completes the communications
link of FIG. 3, and includes a section for parallel to serial and
intended for high speed data interchange such that many tasks
to parallel conversion of data being transmitted and
and calculations may be performed nearly simultaneously by 55 serial
received.
the computers in communications with each other, it may be
desirable to use the communications link to program two or
DESCRIPTION OF THE PREFERRED EMBODIMENT
more computers for multiprocessing. Another use for a com
munications link suitable for transmission of control codes is
Referring to FIG. 1, a plurality of digital computers 10, 11,
to allow peripheral devices of one computer to be used by 60 12,...17 and 18 are shown interconnected for communications
other computers.
between the computer 10 and different ones of the computers
11 to 18 through communications links, such as link 20 as
SUMMARY OF THE INVENTION
sociated with the computer 10 and link 21 associated with the

In accordance with the present invention, a separate con
munications link is associated with each of two computers to
provide interfacing functions for transmission of data through
a single channel, such as a coaxial cable connecting the two
links for bilateral communications, with facilities for trans
mitting control codes between the computers thus paired, and
checking for data errors due to faulty operation of the single
channel of the links.

65

70

computer 11. It should be noted that only eight computers are
shown linked to computer 10 in this preferred embodiment
only because a three-bit code is employed in the computer 10
to address a selected one of its communications links for com
munication with one of the other computers. If more compu
ters are to be addressed by the computer 10, each computer
and its associated communications link, such as the communi

cations link 20 associated with the computer 10, need only be
modified to provide a larger address code. For example, if the
group of computers 11 to 18 are to be expanded into a group

lf an error is detected, the communication is rejected and an
error code is transmitted to the transmitting computer in
response to which the transmitting computer is interrupted to
of sixteen computers, the address code will need to be ex
indicate a failure in the attempted communications. If no error 75 panded from a three-bit code to a four-bit code.
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It should also be noted that while each of the computers 11 words, Thus, for an input or output operation, a data word is
to 18 is shown connected for communication with only the read in or transmitted out in parallel to or from a connector.
computer 10 through its associated communications link, such
For example, SDS-900 series computers are equipped with
as the computer 11 connected by its communications link 21
two
instructions, Parallel Output (POT) which causes a word
to the computer 10 through the communications link 20, each
in
a
specified memory location to be presented in parallel at
of the computers 11 to 18 may be similarly connected for the connector and Parallel Input (PIN) which causes a word
communication with seven other computers besides the com present at a connector from an external device to be stored in
puter 10. The other seven computers may, of course, be
a specified memory location. The computer's structure
selected from the computers connected for communications
requires that the instruction (24-bit word) involving an input
10
with the computer 10, or still other computers not shown,
or output operation be decoded to determine which of several
thereby providing a complex network for communication
external devices or subsystems is being addressed.
between pairs of computers through simple channels. For ex
In the SDS-900 series, an Energize Output M (EOM) in
ample, the computers 10 and 11 are paired by the communi struction must precede the PlN or POT instruction to address
cations links 20 and 21 for bilateral communication through a the external device. Since the specific embodiment to be
single channel 22, which may be a coaxial cable between the 15 described by way of illustration, and not by way of limitation,
two links 20 and 21, for transmission of both binary digits and
contemplates an SDS-900 series computer, provision is made
synchronized clock pulses.
for first executing a preliminary EOM instruction to select
To transmit a data word to a selected one of a plurality of which of the eight communications links connected in parallel
computers, the transmitting computer addresses an ap to input and output connectors is to be employed for the input
propriate one of a plurality of communications links through a 20 or output operation. Each EOM instruction is followed by a
conventional output channel with an instruction word having
PIN or POT instruction to carry out the required transfer of a
an operation code which will cause the addressed communica
24-bit word from or to a communications link. The PIN in
tions link to transmit an operation code to the communica
struction transfers the 24-bit word at an input connector in
tions link of a second computer connected to the first commu 25 parallel to a computer memory location specified by its ad
nications link by a single channel. That code alerts the second
dress code while a POT instruction causes a word in the com
computer that the first intends to communicate with it. The
puter memory to be presented in parallel at an output connec
second computer is interrupted when it receives that code,
to.
and in response to that interruption will transmit to the first a
For purposes of describing the present invention, the output
control code that indicates the second computer is on the line. 30 connector is assumed to be 24 parallel output lines from the
The first computer responds to that control code transmitted
computer identified by the legends C to C while the input
by the second computer by transmitting to the second com
connector is assumed to be 24 parallel input lines to the com
puter the intended data word, its associated communications
puter identified by the legends D to D. The 24 bits of an
link having been conditioned for the transmission of a full data
EOM instruction are held by the computer in an internal re
word by a preceding instruction which transmits an alerting 35 gister for one computer cycle as will be described with
code to the second computer. Once the full data word has
reference to FIG. 2. Bits 3 to 8 are the operation code which
been received by the communications link associated with the
form a two-octal-digit operation code that must be 02 for an
second computer, the second computer is interrupted to cause
EOM instruction. Once those bits have been decoded during a
it to read into its memory the data word through its conven
computer
cycle, an EOM signal is transmitted to all communi
tional input channel. Following that, through proper pro 40 cations links connected to the computer executing the instruc
gramming, the second computer transmits a control code to
tion. Bits 9, 10 and il determine which of different modes of
the first computer to signal that the data word has been
operation should be followed by the computer one of which is
received and accepted in order that the first computer may
to alert a communications link. That operation is designated
proceed with further communications, each time using one in 45 by the binary code 01 . The binary 1's in bits C and C are
struction to set up the links for the transmission followed by an
decoded by the computer to generate a signal SYS that ena
instruction for the actual transmission of the data word, Com
bles the addressed communications link to operate. To
puters may communicate with each other for purposes other complete decoding bit positions 9 to 11, the bitC is employed
than transferring data by transmitting appropriate control
as an additional term for decoding the communications link
codes, each unique code being decoded by the receiving com 50 address in bit positions 21 to 23. Bits C and C are combined
munications link to energize a unique one of a plurality inter
with bits C.C. and C, as a code to designate the class of ex
rupt signal generators connected to a conventional priority in ternal device being addressed since other external devices
terrupt system of the computer.
besides communications links may be addressed by an EOM
While a data word or control code is being transmitted by a
instruction. Accordingly, those bits are included as additional
given communications link, an internally generated clock 55 terms in decoding the address of the communications link
pulse is employed for the transmission of binary digits in a
designated by bit positions 21 to 23. Bits C to C to the
three-level form consisting of pulses of a given polarity for bi
EOM instruction comprise two octal digits which specify the
nary 1's, pulses of opposite polarity for binary 0's and a zero
function that the addressed communications link is to per
form.
volt level between successive pulses of either polarity. The
communications link receiving the transmission converts the 60 EOM instructions are used in the present invention for two
three-level signal into a conventional two-level signal consist distinct purposes: before an input (PIN) or output (POT) in
ing of pulses of a given polarity for binary 1's, and no pulses or
struction to alert a communications link for a word transfer to
a zero-volt level for binary 0's. The communications link
or from the computer, and by itself to transfer control codes
receiving the transmission also generates from the three-level from the addressed communications link to another communi
signal a synchronized train of clock pulses, one clock pulse for 65 cations link to cause a computer connected to the other com
each of the binary 1's and 0's transmitted. This technique sub munications link to take designated action through its priority
stantially reduces the possibility of error in the transmission
interrupt system. Accordingly, all of the bits of an EOM in
channel, and error checking logic in the receiving link guards
struction except bits C through C, C and C, are available
against any error in the operation of the transmitting link as to all communications links while an EOM signal is present in
well as in the transmission channel.
70 response to the computer decoding bits C, through C.
In this preferred embodiment, the computers are equipped
The signal SYS generated during the EOM period shown in
with random access core memories, and a priority interrupt
FIG. 2, is in response to binary 1's in bits C and C of an
system that provides programmed control over input and out
EOM instruction. Besides the SYS signal, a two phase clock
put operations. It is further assumed that the computers are
Qq1 and Qq2 shown in FIG. 2 is continually transmitted by a
75
organized to process data in parallel by bits, and in series by computer executing an EOM instruction to all communica
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tions links connected directly to it. That two phase clock is
employed only to synchronize the operation of a communica
tions link with the computer to which it is directly connected,
and is not to be confused with a clock system employed to
synchronize operation of a communications link in trans
mitting and receiving a data word or control message. The
communications link is synchronized by an internally
generated clock while transmitting and by an input clock

6
to the transmitting communications link. When the trans
mitting communications link receives the error message an ap
propriate interrupt signal is generated to cause the computer
associated therewith to retransmit the data word or control

message. The transmitting computer may be programmed to
keep track of the number of times the transmission has failed
and to take some other action after a predetermined number
of attempts have been made, such as to cease trying to trans
mit and to output a message through a control console indicat
ing the failure, such as by typing out a message through a com
puter controlled typewriter.
In the event of an error in the transmission, the receiving
computer will never see the transmitted control code message

received with a data word or control message. The input clock
is carried by the transmission signal which consists of pulses of O
a given polarity for binary 1's, pulses of opposite polarity for
binary 0's and zero volt level between successive binary digit
pulses.
The transmission of control code messages in response to
or data word; instead its associated communications link will
EOM instructions is provided to facilitate programming the 15 advise the transmitting computer of the error so that, under
data transfer between computers. For instance, immediately
normal operations, the transmitting computer will receive a
upon seeing a need to communicate, one computer should be
reply even if it is only an error message. But in the event of a
able to send out a "ring-up' message to the other computer.
total failure in the system, even an error message may not be
That is done with an EOM instruction having an octal opera 20 communicated. For example, it could conceivably happen
tion code 03. The EOM-03 control code message received by
that the first computer fails to receive a reply to a transmitted
the communications link associated with the other computer
control message such as the "ring-up" message, as when the
decodes the message and generates an appropriate interrupt single channel to the receiving communications link is short
signal to cause the other computer to respond with an EOM
circuited so that even an error message is not received by the
instruction having an octal operation code 04. The EOM-04 25 first computer. To allow for versatility in the system, a pro
instruction causes a control code message to be transmitted to
grammed countdown may be employed to start an appropriate
the communications link associated with the first computer to
operation to recover from the situation. Thus, computers in
indicate that the second computer is on the line. The first
the system may be programmed to provide a reply to each
computer may then commence transfer of data using an EOM
EOM instruction or data word transfer except an EOM-06 in
05 instruction to alert by specific address the communications 30 struction indicating the transmitting computer has completed
transfer of data.
link through which transmission is to be made followed by a
POT instruction to transfer a 24-bit word from the computer
The ability to transmit control message codes in response to
memory to the transmitting communications link. Serial trans
EOM instructions will significantly increase the flexibility of a
mission then follows automatically.
multiple computer system. Using only two octal digits for the
Once the data word has been received by the communica 35 operation code of an EOM instruction provides 64 possible

tions link associated with the second computer, an interrupt
signal is transmitted to the second computer by the receiving
communications link indicating that data has been received.
The stored program of the second computer recognizes that
interrupt signal and causes an EOM-20 instruction to be ex
ecuted followed by a PIN instruction. The EOM-20 instruc
tion does not transmit a control code message to the first com
puter; it merely enables transfer of a word into the computer
from its input connector. Thus, once the operation code of the
PIN instruction has been decoded, a PIN signal is transmitted

operations, only five such codes have been assigned. The

40

45

to the communications link associated with the second com

puter to enable the 24-bit word received and stored in a re
gister to be available at the PIN connector terminals Do

through D, in order that the second computer may enter the
data word received in its memory,
Successive pairs of EOM and POT instructions are executed

SO

by the first computer to transfer additional words of data until

all of the data has been transferred, at which time the first

computer may execute an EOM instruction having an octal
operation code 06 which transmits a control code message to
the communications link associated with the second computer
indicating that the first computer has completed transfer of
data. However, the first computer may be programmed so as

55

Before describing an exemplary implementation of a given
communications link, input and output operations of a com
puter of the SDS-900 series will be explained further with
reference to FIG. 2. For an output operation, including those
EOM instructions which do not precede an input or output in
struction, the EOM instruction is decoded during the presence
of the SYS signal. The instruction is stable in a C-register dur

ing that period and the necessary outputs from that register
are connected to all communications links directly associated
with the particular computer by a connector having pins
which may be identified by the legends C to C, correspond
ing to bits in that register.
If the instruction is an EOM instruction for which a control

code message is to be transmitted, the transmission com

not to transmit another word of data until it has received a 60

control code message from the second computer indicating
that the last word transmitted has been properly received. To
accomplish that, the second computer is programmed to ex
ecute an EOM-07 instruction having an octal operation code

07 after it executes a PIN instruction to enter the last word 65

received into the computer memory. That EOM-07 instruc
tion transmits a control code message to the communications
link associated with the first computer to cause an interrupt
signal to be generated that indicates the data has been
received by the second computer.
If a control message or data word transmitted by one com
munications link to the other is not completely received, or is
received with a parity error, the receiving communications
link will not proceed to generate an appropriate interrupt
signal; instead it will generate and transmit an error message

others can be used for a variety of operation. For example, if a
given computer is assigned certain real time functions and for
some reason it can no longer carry on, that computer may be
programmed to transmit a specified control message code to
another computer in response to an EOM instruction to cause
the other computer to take over the real-time functions of the
failing computer,

mences as soon as decoding is complete, which is when signal
SYS and clock Qq2 are both true. For an output operation, a
POT instruction follows an EOM-05 instruction, but not until
the receiving computer has executed an EOM-04 instruction.
When the transmitting computer does execute a POT instruc
tion, it generates POT1 and POT2 signals as shown in FIG. 2.

The computer then proceeds to wait for an integral number of
computer cycles while the associated communications link is

prepared to receive the data word through the output connec
tor (terminals Co. to Ca). When prepared, it generates a ready

70

75

signal (RT) which is normally true and is made false for one

computer cycle. The signal RT is sampled during each com

puter cycle of the wait phase. Once that signal is false, the data
word is transferred from the C-register in the computer to the
communications link. The first cycle of the POT instruction
loads the C-register from a memory location. That requires
two cycles before the computer can enter the wait phase.

3,648,256
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The PIN instruction provides for direct parallel transfer of
24 bits from the communications link to the C-register in the
computer. Like the POT instruction, a PIN instruction is
preceded by an EOM instruction to prepare the receiving
communications link for a parallel transfer operation. Then

8

the PlN instruction is decoded and the computer enters a wait
phase as for the POT instruction. Data transfer is accorn
plished in the computer by first resetting the C-register and
then entering information on the input connector terminals D
to D. This occurs every cycle until the computer receives a
ready signal (RT). It then terminates the input operation.
Implementation of a given communications link, such as the

O

word transfer operation in response to the additional clock
pulse generated.
if an EOM instruction is not one having an operation code
05 indicating that data follows, the instruction will cause a
four-bit control code message to be transmitted, just as the
four-bit code message indicating that data follows is trans
mitted. The only difference is that the EOM decode section 30
will operate to cause the counter 34 to not only terminate
clock pulses being applied to the control message generator
37 at the count of four but also to cause the counter 34 to be

reset in response to one additional (fifth) clock pulse
generated.
The output driver 32 responds to binary digit signals from

communications link 20, will now be described with reference

first to a functional block diagram illustrated in FIG. 3. Since
and operation, the description of the communications link 20
will suffice for all. The only difference in the construction of

all of the communications links are identical in construction 5
the various communications links is in their EOM decode sec

the OR-gate 36 to produce on the output channel 22 pulses of
positive polarity for binary 1's, and pulses of a negative polari
ty for binary 0's with a return to a zero-volt level between pull
ses as shown for a transmitted four-bit binary code 1001. That

is accomplished by the circuit shown in FIG. 4 which com
prises a pair of clock inverting amplifiers 40 and 41 connected
to the OR-gate 36, directly in the case of the inverting amplifi
specify which of seven communications links connected to the er
40 and through an inverter 42 in the case of the inverting
computer 10 is to transmit. If the transmission is of a control
amplifier 41.
message code, the instruction is effectively executed during
clock pulses applied to the inverting amplifiers 40 and
the same computer cycle by the communications link 20, but 25 41The
are
synchronous
with the clock pulses metered to the con
if a data word is to be transmitted, a flip-flop FF (FIG. 6) is
trol message generator 37 and the parallel-to-serial converter
set by the EOM decode section 30 to enable only the ad
31. Consequently, for each bit 0 or 1 of a four-bit message
dressed communications link to respond to a subsequent POT
code
or a 25-bit data word transmitted, one of the inverting
instruction that sets a flip-flop FF (FIG. 6) and causes a 24
amplifiers 40 and 41 will transmit a positive pulse in coin
bit word to be transmitted from the computer 10 to a commu 30 cidence
with the applied clock pulse. If a bit to be transmitted
nications link connected to the single channel 22.
is a binary 1, only the inverting amplifier 4 will transmit a
When a POT instruction is executed, a data load flip-flop
positive pulse. A transistor Q inverts the positive pulse and a
FF (FIG. 6) is set to enable a parallel-to-serial data converter
transistor Q, in the output driver stage inverts the pulse again
31 to receive in parallel the word to be transmitted directly
to
from the output connector of the computer 10. Once the word 35 drive a positive pulse through the 50-ohm load of a coaxial
cable for the single channel 22 of FIG. 2 represented in FIG.
to be transferred has been entered into the converter 31, the
by a resistor 43. A binary 0 digit to be transmitted enables only
data load flip-flop in the EOM decode section 30 is reset and
the inverting amplifier 40 to transmit a positive pulse which is
the word is transmitted serially through an output driver 32 in
inverted by a transistor Qs in the output drivers stage. The
response to clock pulses from a clock generator 33. The clock
generator operates at a frequency of 4 MHz. independently of 40 result is a three-level signal which carries clock timing infor
mation in the form of the leading edge of each positive and
all other clock generators in computers and communications
negative pulse and binary information represented by the
links in the system.
polarity of the pulses being transmitted.
A counter 34 connected to the clock generator 33 is con
When a three-level signal is received by the communica
trolled by the EOM decode section 30 to count 24 clock pull
ses to be applied to the converter 31 for transmission of 24 bits 45 tions link over the channel 22, a signal conditioner 45 inverts
negative pulses received to provide binary 1 pulses on one out
of the data word, and a 25th clock pulse which is applied to a
parity generator 35 that transmits to the output driver 32 a put line and binary 0 pulses on a second output line as shown
in FIG. S. The binary 1's are processed by transistors Q, Q,
25th pulse for a check on the data transmitted by the receiving
communications link. The logic for the parity generator 35 50 and Q while binary 0's are processed by transistors Q and Os.
may be for either an odd or an even parity check using con Both output lines are connected to an input clock generator
ventional techniques. An OR-gate 36 combines the parity bit 46 (FIG. 3) which effectively ORs them to provide an input
clock (ICLK) that is applied to an error check section 47, a
with the data bits transmitted serially to the output driver 32.
An additional (26th) pulse is generated to reset all functions control message decode section 48 and the counter 34. Ac
in the communications link.
cordingly, that input clock generator is shown in FIG. 5 as
As noted hereinbefore, an EOM instruction precedes a POT 55 comprising monostable multivibrators MV and MV for data
pulse shaping and inverting, and a NAND-gate 46 performing
instruction for transfer of a data word. Accordingly, the EOM
decode section 30 responds to the octal code 0 in bit positions
an OR function. A complementary output is derived from the
pulse shaper MV, for the train of data pulses.
12 to 14 of the EOM instruction to enable a control message
generator 37 to transmit a four-bit code through the OR-gate 60 The section 47 checks for parity errors and the receipt of
36 to the output driver 32 to alert the receiving communica the proper number of binary digits while the control message
tion 30 connected to output connector terminals of the com
puter 10 to decode bits 21 to 23 of an EOM instruction that

20

tions link that a data word follows. That four-bit code is com

decode section receives a three-bit control code. After four in

prised of simply bits 15 to 17 of the EOM instruction and a
parity bit. The four-bit control code message generated is
stored in parallel until the counter 34 is enabled to count four
clock pulses from the generator 33 in response to a control
signal from the EOM decode section 30. The counter 34 then
enables the control message code to be transmitted serially

ternal clock pulses have been counted by the counter 34, the
parity check is made with the fourth bit and if equal the con
trol message decoder is enabled to generate a computer inter

from the generator 37 to the output driver 32. Once four clock
pulses have been counted, clock pulses are removed from the
control message generator 37 but the count of four is retained
in the counter 34 until the following POT instruction is ex
ecuted at which time 25 clock pulses are counted as noted

65

rupt signal over an appropriate one of several lines, only one
of which is shown in FIG. 2, to cause the computer 10 to be in
terrupted and take some action appropriate for the interrupt

70

EOM instruction having an octal operation code 03 from the
transmitting computer) to indicate that the transmitting com

hereinbefore to increase the count from four to 29. Once the

count of 29 is reached, the counter 34 is reset to terminate a

signal generated. For example, if the communications link 20
receives a message code (from bit positions 15 to 17 of an

75

puter is "ringing-up" the computer 10, when the counter 34
reaches the count of four, an appropriate flip-flop is set to
transmit an interrupt signal to the computer 10.
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If the last EOM instruction executed by the transmitting

computer was a "load data' instruction which precedes a POT
instruction and enables the transmitting data link to accept
data, the control code of that EOM instruction is received
through the signal conditioner 45 of the communications link
connected to the other end of the single channel 22. There the
control code message is decoded to enable a serial-to-parallel
converter 49 to receive a 24-bit data word. The "load data'

signal generated by the control message decode section 48 to
control the serial-to-parallel converter 49 is also employed to

O

message code has been received, but will reset after another
25 input clock pulses from the circuit 46 have been counted.

The data load control signal from the control message code

15

25

instruction can be executed to read in the data word as soon as
30

35

40

gone back to idle. At the same time, the error check section
47 halts at further operations that would otherwise be in

dicated by inhibiting the control message decoder from
generating any interrupt signal including an interrupt signal
which would call for the computer 10 to execute a PIN in

general observations may be made. First, all flip-flops are of
the J-K type which respond to the fall (+5-volt to 0-volt transi
tion) of a clock pulse as follows: change state when both input
terminals J and K are true; remain in present state when both

50

K is false; and be set in the “0” state with a complementary

terminal K is true. In addition to this J-K control of the state of

the flip-flops, there is a direct reset (0 volt) input used to set
the state of a flip-flop with the complementary output true

where necessary. Second, all shift registers are of a type

adapted to (1) receive data in parallel when a data enable

be initiated, it is necessary that the communications link being
halted while operating in the receiving mode by the error

addressed be not receiving a message and also not have been

checking section 47 (FIG. 3) as will be described with
reference to FIG. 7. This is necessary because if an error is de
tected in a data word or message code received, the receiving
link must not carry through the normal operation of accepting
and acting on the word or code received; instead it must trans
mit to the originating computer an error message after which

An EOK signal will set a flip-flop FF, upon the fall of the
next clock phase Qq2 during the EOM and SYS signals shown
in FIG. 2. The EOM signal is a cycle timing signal of the com
puter, and generated in the computer by decoding bit posi
tions 2 through 8 of an EOM instruction. The flip-flop FF
remains set until the proper number of bits have been trans

mitted, as indicated by a signal CT. The proper number is four

when only a message code is to be transmitted from a shift re

gister 62, which is whenever the first octal digit of the function
55

code (bits C to C4) is zero.
For an EOM-05 instruction, the number of bits to be trans

60

mitted is 29, first four bits for the message code that "data fol
lows' in response to the EOM-05 instruction, and then 25 bits
of data in response to a POT instruction. That is accomplished
by a tern to a gate 63 which inhibits a flip-flop FF, from
initiating a count signal (CT) when a gate 64 detects a count

65

the count of four in the counter 34. The counter 34 is reset by
the next clock pulse CLKR after the signal CT is initiated.
Therefore, when the term FF at gate 63 forces the signal CT
to be generated by a flip-flop FFs (via a gate 65 which func

of three to generate a signal CT3 and set the flip-flop FF, at

tions as an OR gate) according to the following Boolean logic

input terminals are false; be set in the "1" state with an output
O true when the input terminal J is true and the input terminal
output O true when the input terminal J is false and the input

The last term HOP for the logic expression of EOK is a 0

the signal HOP is again set true (positive).
45

struction in response to a data word received.
A preferred embodiment of a communication link will now

be described with reference to the logic diagrams of FIGS. 6
and 7. All gates in the diagrams are NAND logic gates which
transmit a false (0 volt) output signal when all of its input
signals are true (+5 volts), and a true output signal when any
one of its input signals is false. Accordingly, to perform AND
functions of certain signals, the signals are simply applied to
NAND gates, but the output signals thus derived must be in
verted to obtain the true AND functions. To perform an OR
function, it is necessary to apply the complements of signals.
Accordingly, NAND gates are frequently used with a single
input simply to obtain the complement of the input signal.
Where NAND gates are used simply as inverters, no specific
reference will be made to them in the description.
To facilitate understanding the logic diagrams, some further

during a receiving mode of operation will be described later
with more specific reference to FIG. 7.

volt signal generated to halt operation when an error occurs
during a receiving mode; it is otherwise positive to enable the
EOM decoding function. Accordingly, for the signal EOK to

four clock pulses to the counter 34 after it has been normally
reset for transmission of the message from the error message

generator 50 in the same manner as a control message is trans
mitted from the generator 37, after three transmit periods (20
usec.) have elapsed to make sure that the transmitting link has

an EOK signal. Bit positions 1, 2, 18, 19 and 20 are used to
specify an operation by a communications link, since other
types of peripheral devices may be connected to the output
connector of the computer. Thus, each link connected to the
output connector of the computer must decode the EOM in
struction, but only one will initiate an EOK signal, and then
only if it is not receiving a data word or a message code, as in

dicated by a signal FF from the flip-flop in FIG. 7 and a signal
FF, from the flip-flop in FIG. 6. The roles of those flip-flops

ecuted; the limitation is only in the computer. Other compu
ters which may be used may not be so limited, in which case an

the computer can be interrupted. Only minor and obvious
modifications need be made to accommodate computers of
other types.
An error message generator 50 responds to the error
checking section 47 to transmit a four-bit error code. That is
accomplished by enabling the clock generator 33 to transmit

SYS-CC

octal 3, bit C must be zero for the EOM decoder 30 to initiate

EOM-20 instruction and a PIN instruction to read the data

EOM instruction to be executed before a PIN instruction is ex

EOK=CCCCCC, UNITSYSFFFFROP
seven communications links connected to the output connec
tor terminals Co to Ca of the computer. The signal SYS is
generated by the computer in response to the logic expression:
Since an EOM instruction is uniquely identified as such only
when the instruction-type code in bit position 9 to l l is an

word in parallel from the serial-to-parallel converter 49. How
ever, it should be understood that any computer may be em
ployed which will respond to an interrupt signal to cause the
computer 10 to transfer in parallel an incoming word from the
serial-to-parallel converter 49. There is nothing inherent in

the communications link 20 which requires a preliminary

terminal is true and clock pulses are applied at another ter
minal.
During a transmit mode, flip-flop FF (FIG. 7) and flip-flop
FF (FIG. 6) are both in the reset or "O" state (C-1) to enable
the EOM decoder 30 (FIG. 6) to decode bits C, C, C, and
Cs to Cao of an EOM instruction and generate a signal EOK,
according to the Boolean logic expression:
The term UNIT consists of bits C to C which address one of

control the counter 34 so that it is not reset after the four-bit

section 48 is then removed and an appropriate interrupt signal
is transmitted to the computer 10 indicating that a data word
has been received so that the computer 10 will execute an

O

(DE) terminal is true, and (2) to shift the data thus entered
out, or to serially shift new data in, when a shift enable (SE)

expression:

m

.

CTs(FFFFFF)+FF (FFHOP)

The third term FFs HOP initiates the signal CT through a gate
66 to reset the counter 34 when, during a receiving operation
(indicated by FF) an error has been detected (indicated by
HOP). This is necessary because the counter 34 is also used in
the receiving mode, as will be described more fully, and it is
necessary to clear the counter immediately to transmit a four
7.5 biterror code message.
70
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check is selected, the parity generator in the section 61 may
be implemented with a conventional full-adder circuit for the
addition of two binary digits and a carry, using the output sum

it should be noted that the timing signal for loading a four
bit code into the register 62 is when the flip-flop FF is set,
which is at the fall of the computer clock Qq2. That is con
trolled by a gate 67.
After the flip-flop FF has been set, a gate 70 initiates a
transmit code (TC) signal at the end of the current clock
phase Qq2, which is when EOK is no longer true. This enables
the register 62 to be shifted according to the following Boole
an logic expression:

amme

-

SE(EOK-FFFF)+(HOP-FFFF)

O

mission is being received as indicated by the signal FFs until a
being true, or until an error in transmission is detected, as in

15

The second term HOP-FFFF, generated by a gate 71 is ORed
by a gate 72 to enable shifting of the register 62 when a trans

count of 4 is reached, as indicated by the signal FF, no longer

dicated by the signal HOP no longer being true. This alterna
tive control of the shift register 62 is for entering the four-bit
message code being transmitted by another computer through
the communications link to which it is connected, such as the

four-bit code transmitted in response to an EOM-05 instruc
tion indicating that data follows. The four-bit code is received
serially by the register 62 as input data (NDA) from the signal

20

conditioner 45 shown in FGS. 3 and 7, and described more

fully with reference to FIG. 5,
Since all of the operation codes for an EOM instruction hav
ing a zero in but positions 12, 13 and 14 are used for trans
mitting a function code, such as the instruction EOM-05 in
dicating that a data word will follow (in response to a POT in

as the parity bit to be entered into the shift register 62 to make
the number of binary 1's transmitted always equal to an even
number.
Returning to a description of a transmitting operation for an
EOM-05 instruction, the four-bit code entered in parallel into
the register 62 under the control of the function decoder 61 is
serially transmitted as output data (EOD) from the register 62
to the output driver 32 shown in FIGS. 3 and 7, and described
more fully with reference to FIG. 4 via a gate 74, and the gate
36 which functions as an OR gate. The full Boolean logic for
the output driver is given by the following expression:
OUTPUT=(TCEOD)+(TD-C)+(CTPARITY
BIT)-H(HOPRROR CODE)
Gate 74 responds to a "transfer code'signal TC and the serial
output EOD of the shift register 62. For a data word, a gate 75
responds to a "transfer data" signal TD and the serial output
C of a 24-bit data register 80 (FIG. 7) which receives a data
word to be transmitted in parallel through terminals C to C.
of the same connector used in decoding an EOM instruction

but in response to a POT instruction, as will be more fully

25 described.

struction), only the instruction EOM-05 will be described.

The parity bit for a data word transmitted is generated by a
parity generator 81 which receives the data bits serially as they
are being transmitted to determine whether the parity bit,
transmitted as the 25th bit, should be a 1 or 0. For an even
parity bit, the generator 81 may consist of simply a flip-flop

tions are the same insofar as the shift register 62 is concerned.

which is alternately set and reset by binary 1's. When the 24th
bit has been transmitted as the 28th bit of a complete data

The transmission of the function code for other EOM instruc 30

Accordingly, the function decoder first detects a zero in bit
positions 12, 13 and 14 in one gate and employs the output of
that one gate to enable a decoder for bits Cs, C and C. If
those bits are binary 101 for an octal 5, a flip-flop FFs is set on
the fall of the next computer clock Qq2 and the data enable
(DE) terminal of the shift register 62 receives a true signal to
enter those bits and a parity bit for transmission. If those bits
are decoded as any other octal code assigned for a particular
function, the result is the same, but the flip-flop FFs is not set.
Accordingly, the decoder is implemented to separately
decode the assigned octal codes 00 and 03 to 07 and the
results are ORed so that regardless of which octal code is
present, the shift register is loaded with the bits of the second
octal digit and one parity bit generated in the same manner as
for the octal code 05. The ORed output is shown in FIG. 6 as

35

the parity bit transmitted is a binary l; otherwise it is a binary
0. The generator 81 is then reset when the 30th bit has been

40

45

EOM-OX. Since all of the octal codes 00 and 03 to 07 are as

signed a function that requires transmitting a message code, it
would be possible to simplify the decoder 61 to generate the
signal EOM-OX according to the following Boolean expres
SO:
EOM-OX=CCC

50

-

55

EOM-05-EOM-OX CCC

The assigned codes are as follows:
EOM-00-"help' transmitted for some emergency action
programmed in the receiving computer

EOM-03-"ring up' transmitted to receiving computer
EOM-04-"ring OK' replied by the receiving computer

60

puter

EOM-06-"disconnect' transmitted to receiving computer
65

EOM-07-"data received OK" replied by receiving com
puter.

The octal codes 01 and 02 are reserved for error messages to
be described later. The function decoder 61 would, in either

case, have the added tasks of generating a proper parity bit for
the code to be transmitted and decoding the function code 20
for use with a PIN instruction to accept into the computer an
incoming data word.
The parity bit may be provided for either an odd or an even

parity check, as desired. For example, assuming an even parity

by it. The signal CT at a gate 82 enables the clock generator to

transmit the extra clock pulse CLKR needed to reset the flip
flops FF, and FF.
The clock generator 33 shown in FIGS. 3 and 6 transmits
clock pulses at a frequence (e.g., 2 mHz.) independent of the
computer transmitting a message code or data word when ena
bled by a positive signal from the gate 82 which provides an
OR function. Thus, when all input signals to the gate 70 are
true, the output of the gate 82 is true (positive) and clock pull
ses are generated to transmit a four-bit code message, at which
time the flip-flop FF, is set and the complementary output

pulses have been counted by the counter 34, a fourth clock
pulse is generated to transmit the fourth bit of the message
code, and an extra pulse is transmitted to reset the flip-flop
FF.
A gate 83 is enabled to transmit the generated clock pulses
to the counter 34 (via a gate 84 which provides an OR func
tion). The flip-flops FF, and FF receive clock pulses through
a gate 85 which also provides an OR function. The second
source of clock pulses to the gates 84 and 85 is an input clock
(ICLK) derived from a message code or data word received by
the signal conditioner 45 shown in FIGS. 3 and 7, and trans
mitted through a gate 86 unless an error has been detected by

EOM-05-"data follows' transmitted to receiving com
to indicate communication is terminated

transmitted by the signal CT initiated by the flip-flop FFs
(FIG. 6) which is set by the 30th clock pulse CLKR received

signal FF, is no longer true, to stop the generator after 3 clock

The EOM-05 signal could then be decoded according to the
expression:

transfer operation (four bits for the message code transmitted
by an EOM-05 instruction plus 24 bits of the data word), the
state of the flip-flop is sampled by gate 76. If the flip-flop is set,

70

a flip-flop FFs being set in a manner to be explained in connec
tion with a description of the receiving mode of operation.
Thus, while gate 84 transmits 4 or 29 clock pulses CLK to in
itiate the signal CT, the gate 85 transmits clock pulses CLKR

simultaneously but since the pulses CLKR do not include a CT
control, the gate 85 will transmit a clock pulse CLKR after the
signal CT is initiated to reset the flip-flops FF, and FF. That

terminates the signal CT and finally shuts the clock generator

33 off.
75

A second gate 90 (FIG. 6) is connected to the gate 82 to

enable the clock generator 33 in response to an instruction

13
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POT following the EOM-05 instruction. As noted hereinbe
fore, an EOM-05 instruction sets a flip-flop FF which remains
set until a POT instruction is executed. With both flip-flops

14
flop caused to change state with each binary 1 transmitted

through gate 75. The signal CT28 then samples the state of the

flip-flop to generate the parity bit for an even parity check.

FF, and FF, set by an EOM-05 instruction, a gate 91 transmits When the count of 29 is reached, as indicated by the flip-flop
a ready signal (RT) that indicates to the computer that the 5 FF, being set, the signal CT initiated by the gate 65 causes an

communications link is ready to load data. When a POT in
struction is executed, the computer transmits to the communi

extra pulse to be generated and transmitted as a clock pulse
CLKR to reset the flip-flops FF, and FF. Meantime, the flip

28, all the bits of the data word will have been transmitted to 65

signal CT enables the contents of the register to be shifted out

cations link a signal POT2 (shown in Flo. 2). Its complement flop FF is reset by the signal CT to complete an operation of
enables the flip-flop FF to be reset when the computer clock
transmitting a data word in response to a POT instruction fol
phase Qq2 falls. In the meantime, while POT2 is true, and be- 10 lowing an EOM-05 instruction. It should be noted that the flip
fore FF is reset, a gate 92 transmits a signal "data load' (DL)
flop FF is similarly reset by the signal CT initiated by the gate
shown in FIG.2 to the data enable terminal of the shift register
63 detecting a count of four upon executing an EOM-OX in
struction other than the EOM-05 instruction once the four-bit
80 to enter the data word placed on terminals C to C by the
POT instruction on the fall of the current clock Qq2 applied to 15 code message has been transmitted.
The manner in which a communications link receives a
the clock input terminal of the shift register via gate 87.
As previously indicated, both input and output instructions
four-bit code message will now be described with reference
(PIN and POT instructions) are always preceded by an EOM.
principally to FIG. 7. The code message is received through
Thus, when a data word has been received, and a flip-flop FF
the signal conditioner 45 connected to the channel 22 and
has been set to interrupt the computer via the control message 20 converted from a three-level signal to a two-level signal INDA
decoder 48, the computer first executes an EOM-20 instruc
and a clock signal as described with reference to FIG. 5. The
tion to set the flip-flop FF (FIG. 6) and a flip-flop 11 (FIG.
clock signal is transmitted by the gate 86 as an internal clock
7). The function decoder 61 detects the octal code 20 as
ICLK for operation of the communications link in the receiv
noted hereinbefore and sets the flip-flop FFjust as it sets flip
ing mode.
flop FF. for an EOM-05 instruction to enable the gate 91 (via 25 The first pulse of the clock. ICLK sets flip-flop FF to block
a gate 93 that performs an OR function) to transmit the ready the EOM decoder 30 so that the computer associated with the
signal RT shown in FIG. 2 for an input operation. Upon communications link will not interfere with the incoming code
receipt of that signal, the computer proceeds to await phase of message or data word. At the same time, a 20-microsecond
only one computer cycle as with a POT instruction. Data
timer 110 is set to perform a rate check on the incoming bits
transfer is accomplished in the computer by first resetting the 30 of the code message or data word. That check is to determine
C-register and then copying information output terminals Cae that a full bit count of 4 or 29 has occurred in a period of 20
to Ca of the shift register 80 through gates 94 (FIG. 7).
microseconds, a period more than sufficient for transmission
Once an EOM-05 instruction has been executed to set the
of a data word at a clock rate of 2 MHz., which is at a rate of
flip-flop FF, the four clock pulses (CLK) transmitted by the
one bit every half microsecond. Failure to receive a full count
gate 84 are inverted by a gate 100 and transmitted by a gate 35 in that period is obviously a transmission failure of some sort
101 which performs an OR function. The former is enabled by and a flip-flop FF is set via gate 111 to initiate a signal HOP
the signal TC from the gate 70 which enables the clock
through a gate 112 which provides an OR function. In the
generator for just four clock cycles to shift the four-bit code
meantime, the input data NDA is applied to a parity check
message out as a signal EOD to the gate 74 (FIG.7).
circuit 113. At a count of 3, and again at a count of 28 in the
Once the counter 34 has reached a count of three, the flip- 40 counter 34, the parity check circuit is enabled via a gate 114.
flop FF, is set by the fourth clock transmitted by the gate 85. If The next bit received, which is the last bit of a message code
the EOM instruction does not involve a data word transfer
and of a data word, is then checked for parity. If a parity error
(i.e., does not involve an EOM-05 instruction), the flip-flop
is found, bits l and 0 are transmitted over lines 115 and 116 to
FF, will not be set and the gate 63 will initiate a CT signal to the error message generator 50 implemented as a four-bit shift
reset the counter 34 and reset the flip-flop FF in response to 45 register having two fixed inputs such that the error code en
an extra clock pulse as described hereinbefore. If it is an
tered is 1001; otherwise the shift register is set with a code
EOM-05 instruction, the gate 63 is inhibited from initiating a 100, which is the code to be transmitted to indicate a rate
CT signal to reset the counter. Consequently, a count of four error if the 20-microsecond period expires before a full count
is left standing in the counter after the four-bit "data follows' 50 is reached.
The parity check may be implemented with two flip-flops.
message code has been transmitted. Thereafter, when a POT
instruction is executed, a "data load' signal (DL) is inac
The first flip-flop is initially reset (i.e., set in the 0 state) and
then caused to change state in response binary 1's only. After
tivated by the gate 92 as described hereinbefore. The flip-flop
FF is then reset to disable the gate 63. At the same time, a
three or 28 bits have been received, that flip-flop will be in the
flip-flop FF, is set under control of a gate 102.
55 0 state when the parity bit is received if the number of binary
When the flip-flop FF, is set, a gate 90 initiates a transmit
1's is even, For an even parity check, the parity bit is then
data signal TD, after POT2 becomes true, and turns the clock compared directly with the state of that flip-flop. It they are
generator 33 on via the gate 82. The clock generator then
not alike a parity error exists, and a second flip-flop is set. The
transmits clock pulses (CLK) to the counter 34 and the data
true (Q) output of the second flip-flop is connected to the line
shift register 80 via a gate 103 and a gate 104. The shift enable 60 115, and the complementary (O) output is connected to the
line 116.
terminal of the shift register 80 is activated by the complemen
tary transmit data signal TD via a gate 105 which functions as
Once the full count is reached, the signal CT initiated by
an OR gate. The gate 104 also functions as an OR gate. When
gate 65 (FIG. 6) enables the shift register 50 to enter the bits
the counter 34 has advanced from a count of 4 to a count of
1001 if a parity error is present, while the complementary
the output driver through gate 75. The next clock pulse from
through the gate 77 to the output driver 32. The clock pulses
the generator 33 sets flip-flop FF in response to a gate 106 CLKR required at a gate 117 are produced by the clock
decoding a count of 28 to cause the gate 65 to initiate a signal generator 33 which is turned on by the signal
applied to
CT to reset the counter 34.
gate 80. However, gate 117 will not transmit clock pulses until
While the 29th clock pulse is setting the flip-flop FF to re- 70 the flip-flop FF is set after the 20 microsecond period of the
gister the 29th clock pulse, and the gate 106 is decoding the
timer 110. Therefore, if a parity error is detected, the code
count of 28, the latter initiates a signal CT28 to enable the
1001 is not entered until the flip-flop FF is set. Then four ad
gate 76. The 29th clock pulse applied to the output driver 32 ditional clock pulses will shift the error code out and initiate
as the flip-flop FF is being set then transmits a parity bit from the signal CT to reset the flip-flop FF and the parity clock cir

the generator 81 which as before stated may be simple a flip-75

cuit 113.

15
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While the CLKR clock pulses are being transmitted by gate
85 (FIG. 6), CLK clock pulses are also being transmitted by
the gate 84 to the output driver 32 for transmission of the
error code over the channel 22. In that regard, it should be

noted that the signal CT which resets the flip-flop FF also

16
output of gate 122 falls. If the 20-microsecond period lapses
before the flip-flop FF can be set, the flip-flop FF is set,

thereby generating a signal HOP which will reset the flip-flop

5

resets the flip-flop FF to terminate the receiving mode of
operation. Thus, once a count of 4 is reached by the counter

34 and the flip-flop FF, is set, the gate 65 initiates a signal CT

to reset the counter and terminate the transmitting mode of

operation. The complementary signal CT is transmitted by a

It should be noted that a 24-bit word received through the
signal conditioner 45 (following a code message that "date
follows") is shifted into the data register 80 as input data
INDA in response to clock pulses ICLK at gate 104. The shift
register 80 is enabled to respond to those clock pulses by a

gate 123 in response to the following Boolean expression:
SE=FFFF,

gate 118 to reset the flip-flop FF and the parity check circuit
3.

If a full count is not reached during the receiving mode of
operation when the 20-microsecond period expires, the signal
HOP enables the gate 66 (FIG. 6) to initiate a full count signal
CT in order that the bits 1010 may be entered into the shift re
gister 50. The rate error code is thus transmitted in the same
manner as a parity error code, or any other message code.
From the foregoing discussion of the error check section 47
and error message generator 50 of FIG. 3 (with reference to
the logic network shown in FIG. 7 between the signal condi
tioner 45 and the output driver 32), it may be readily ap
preciated that an error in transmission will result in the in
mediate transmission of an error message by the receiving
communications link. If the error occurs in a four-bit message
code, a computer interrupt signal initiated by setting a flip
flop is immediately terminated by resetting the interrupt flip
flop. This will be described for the code message that "data
follows." Other code messages transmitted in response to
other EOM instructions having octal operation codes 03, 04,
06 and 07 will set a flip-flop in the receiving communications

FF
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The flip-flop FF is set only when a data follows message has
been decoded. Once the flip-flop FF is set, the flip-flop FF, is
set, and remains set until the flip-flop FF is set at the count of
29. Since the 29th bit is a parity bit and is not to be shifted into

the register 80, the signal CT2 is applied as an additional

20

control to prevent the register 80 from shifting in response to
the 29th clock pulse (ICLK). That is transmitted through the
gate 85 to set the flip-flop FF. The additional (30th pulse
required to reset the flip-flops FF, and FF is produced by the

clock generator 33 enabled by the signal CT at the gate 82, as

described hereinbefore. Since that pulse is only transmitted
through the gate 85 as a reset clock pulse CLKR, and not ap
25

plied anywhere as an input clock CLK, the register 80 will not
be shifted by the extra (30th clock pulse either. Once the flip
flop FF, has thus been reset, the gate 123 is again disabled.
Once the flip-flop FF is set by the gate 22, a flip-flop FF
is set by the fall of the next computer clock pulse Qq1. The

false output (G) of the flip-flop FF, then resets the flip-flop

FF. The flip-flop FF itself remains set to provide an inter

rupt signal to the computer until reset by a signal RSI from the
link in the same manner as an EOM instruction having the
computer when the computer program in progress is inter
octal code 05, the only difference being that for the octal code
rupted and the subroutine for executing EOM-20 and PIN in
05 the computer does not receive an interrupt signal until a 35 structions
is entered into. The instruction EOM-20 is decoded

second flip-flop is set indicating that the data word has been

by the function decoder to generate a signal EOM-20 applied
to the J-input terminal of flip-flop FF (FIG. 7). The fall of
the next Qq2 pulse then sets the flip-flop FF to enable the

received.

When the four-bit "data follows' code is received as the

signal INDA, the message clock pulses ICLK from the gate 86
(FIG. 7) are transmitted by the gate 101 to the shift register
62. Once all but the parity bit have been shifted in, they are
decoded by the message decoder 48 under control of the flip
flop FF indicating a receiving mode of operation is in
progress and the signal CT3 indicating a count of three has
been reached by the counter 34. That control is through a gate
20 which enables the control message decoder.
Once a control message has been decoded, an appropriate
one of a bank of interrupt flip-flops is set, such as the flip-flop
FF for the "data follows” message. Other flip-flops may inter
rupt the computer more directly, but the flip-flop FF does
not, as just noted; instead it disables the gate 63 so that the

40

signal and executes a PIN instruction to immediately (after a
minimum of one wait cycle for the SDS-900 series of compu
ters) accept the data from the gates 94. At the same time, the

45

computer immediately upon the PIN instruction being

SO
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counter through gate 66. At the same time, the complementa
ry signal HOP will reset the flip-flop FF through a gate 121
which functions as an OR gate. Other interrupt flip-flops (not
shown) are reset directly in a similar manner when an error
has been detected. In the case of a parity error, the interrupt

flip-flop will be set a maximum of only one period of a 2 mHz.
clock, which is a period of 0.5usec., a period which is not suf
ficiently long for the computer to act on it.
In the case of a message that "data follows,' the flip-flop
FF, does not interrupt the computer E. if the parity

bit is not received, for example, the signal
generated at
the end of the 20-microsecond period simply resets it. In the
case of the data word that follows, flip-flop FF is set only
when the signal CT is generated, indicating that a count of 29
has been reached. That is done by a gate 122. If the flip-flop
FF is never set due to a rate error, the

65

In the case of other interrupt flip-flops, each would indicate
a different action, and therefore call for a different instruc

tion. For example, a "ring-up' message code received in
dicates that a reply should be sent. The reply is an EOM-04 in
struction. Once the computer is interrupted, the interrupt con
dition is reset by the computer in a similar manner.

From the foregoing, it should be appreciated that an im
proved communications link has been provided to enable a
plurality of computers to communicate with each other, and
that the invention is in no sense dependent upon the particular
type of computer employed. Thus, although a particular en
bodiment has been described with reference to a particular
type of computer, the teachings of the invention are equally
applicable to other embodiments particularly adapted for use
with a different type of computer. Accordingly, it is not in
tended that the scope of the invention be determined by the
disclosed exemplary embodiment, but rather should be deter
mined by the breadth of the appended claims.
What is claimed is:

70

FF is never

set either, but if the flip-flop Ff is set, a CT signal is initiated
through gate 65 to reset the flip-flop FF and FF. As the flip
flop FF is reset, a flip-flop FF is then set as the signal at the

computer generates a signal RT which resets the flip-flop
FF. The flip-flop FF, is reset earlier by a signal N from the
decoded.

counter 34 will not be reset at the count of four, but will in

stead proceed to a count of 29 when a data word is received.
However, if an error occurs in the "data follows' message
code, or any other message code, the signal HOP will reset the

gates 94 and transmit a ready signal RT to the computer via
gates 93 and 91 (FIG. 6). The computer responds to the RT
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1. A communications link for a given digital computer, said
link being adapted to transmit and receive over a single chan
nel control code message and data words in series by bit to and
from another computer through a like communications link
associated therewith, comprising:

means for receiving control code messages and data words,
one at a time, from said given digital computer;

3,648,256
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means for transmitting over said channel said control code
messages and data words in series by bit at a clock rate in
dependent of cycle time of said given computer and said

18
means for receiving control code messages and data words,
one at a time, from said like communications link in serial
form; and

other computer,
means for receiving control code messages and data words,
one at a time, from said like communications link as
sociated with said other computer over said channel; and

means responsive to each control code message received for
transmitting an appropriate one of a plurality of unique
interrupt signals to said given computer except in
response to a data transfer code message that data fol
lows, and for transmitting a unique interrupt signal to said
given computer in response to a data word that follows a

data transfer code message.
2. A communications link as defined in claim 1 including a

clock pulse generating means for use in transmitting data
words and code messages, and a counter for control of said
clock pulse generating means in transmitting a predetermined
number of bits for a data word, and a predetermined number
of bits for a code message.

interrupt control means responsive to each control code
message received for transmitting an appropriate one of a

O

8. A communications link as defined in claim 7 wherein

15
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3. A communications link as defined in claim 2 wherein

each data word and control code message includes a parity bit,
further comprising:
means for checking for parity error in each code message

25

and data word received; and

error control means connected to said parity error checking
means for inhibiting transmission of an interrupt signal to

said given computer and for initiating transmission to said
other computer through said transmitting means an error
code message after a lapse of predetermined time follow
ing receipt of the first bit thereof, said time being suffi

30

cient for said like communications link associated with

said other computer to complete a transmission cycle.

4. A communications link as defined in claim 3 wherein said 35

error control means includes means for initiating transmission
of an error code message after lapse of said predetermined
time unless the proper number of bits have been received for a
control code message or for a data word, whichever is being
received, and means for counting bits received to determine
when the proper number of bits have been received.

40
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serial form; and

means for generating input clock pulses in time coincidence
with pulses of both polarities, and using said input clock
pulses for synchronizing the operations of receiving a
code message and data word to which said pulses pertain.
7. A communications link connected to receive and trans

said signal conditions means.
10. A communications link as defined in claim 9 further
comprising:
error control means connected to said interrupt control
means for inhibiting transmission of an interrupt signal to
said given computer and for initiating transmission to said
other computer through said transmitting means an error
code message after a lapse of predetermined time without
a full message or word being received following receipt of
the first bit thereof, said time being sufficient for said like
communications link associated with said other computer

to complete a transmission cycle.

each data word and control code message includes a parity bit,
further comprising:
means for checking for parity error in each code message
and data word received; and

6. A communications link as defined in claim 5 wherein said

receiving means includes:
means for reshaping pulses of said given polarity and
omitting pulses of said opposite polarity to provide a con
ventional two-level signal to represent binary digits in

transmission of control code messages and data words to and
from said like communications link is over a single channel in
the form of a three-level signal comprising pulses of a given
polarity for binary- digits, pulses of opposite polarity for bi
nary-0 digits, and a return to zero-volt level between succes
sive pulses,
9. A communications link as defined in claim 8 inchiding a
received signal conditioning means for converting a three
level signal received into a conventional two-level signal for
binary data and clock pulses on separate lines, and wherein
control code messages and data words are received from said
like communications link over said single channel through

11. A communications link as defined in claim 10 wherein

5. A communications link as defined in claim 4 wherein said

transmitting means transmits binary digits in serial form as a
three-level signal consisting of pulses of a given polarity for bi
nary-l digits, pulses of opposite polarity for binary-0 digits,
and a return to zero between successive pulses.

plurality of unique interrupt signals to said given com
puter except in response to a control code message that
data follows, and for transmitting a unique interrupt
signal to said given computer in response to a data word
that follows said particular control code message.
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said error control means is responsive to said parity error
checking means for inhibiting transmission of an interrupt
signal from said interrupt control means to said given
computer and for initiating transmission to said other
computer through said transmitting means an error code
message after a lapse of said predetermined time follow
ing receipt of the first bit thereof.

12. A communications link for a given digital computer,
said link being adapted to transmit and receive over a single
channel control code messages and data words in series by bit
to and from another computer through a like communications

link associated therewith, said digital computer having a plu
rality of like communications links connected thereto, com
prising:
means for receiving an instruction from said digital com
puter, said instruction having an address code uniquely
identifying said communications link from other like
communications link;
means responsive to said instruction for transmitting over
said channel a particular control code message specified

mit in parallel by bits data words from and to a given com
puter, and to transmit and receive serially by bit data words to 60
and from a like communications link connected to another
computer, and to receive in parallel by bits instruction words
by said instruction in series by bit at a clock rate indepen
from said given computer, and to transmit and receive in se
dent of cycle time of said given computer and said other
ries by bits control code messages, a given code message being 65
computer,
transmitted by a given link in response to a unique instruction
means for transmitting over said channel a data word after a
received by the transmitting link, comprising:
control code message has been transmitted indicating
means responsive to each one of said instruction words for
that data follows to enable the transmitting operation to
transmitting a unique control code message to said other
take place;
communications link at a clock rate independent of said 70 means for receiving control code messages and data words,
given computer, a particular instruction being to transmit
one at a time, from said like communications link as
a particular control code message indicating that a data
sociated with said other computer over said channel; and
word is to be received thereafter in parallel from said
means responsive to each control code message received for
transmitting an appropriate one of a plurality of unique
given computer, and is to be transmitted in serial form at
75
a clock rate independent of said given computer;
interrupt signals to said given computer except in

19
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response to a data transfer code message that data foll
lows, and for transmitting a unique interrupt signal to said
given computer in response to a data word that follows a
data transfer code message.
13. A communications link as defined in claim 12 including
a clock pulse generating means for use in transmitting data
words and code messages, and a counter for control of said
clock pulse generating means in transmitting a predetermined
number of bits for a data word, and a predetermined number

of bits for a code message.

20

said error control means includes means for initiating trans
mission of an error code message after lapse of said predeter
mined time unless the proper number of bits have been
received for a control code message or for a data word,
whichever is being received, and means for counting bits
received to determine when the proper number of bits have
been received.
16. A communications link as defined in claim 5 wherein

O

14. A communications link as defined in clain 13 wherein

each data word and control code message includes a parity bit,
further comprising:
means for checking for parity error in each code message

said transmitting means transmits binary digits in serial form
as a three-level signal consisting of pulses of a given polarity
for binary-1 digits, pulses of opposite polarity for binary-0
digits, and a return to zero between successive pulses.
7. A communications link as defined in claim 16 wherein

said receiving means includes:
means for reshaping pulses of said given polarity and
omitting pulses of said opposite polarity to provide a con
ventional two-level signal to represent binary digits in

and data word received, and

error control means connected to said parity error checking
means for inhibiting transmission of an interrupt signal to
said given computer and for initiating transmission to said
other computer through said transmitting means an error
code message after a lapse of predetermined time follow
ing receipt of the first bit thereof, said time being suffi
cient for said like communications link associated with
said other computer to complete a transmission cycle.

serial form; and

means for generating input clock pulses in time coincidence
with pulses of both polarities, and using said input clock
pulses for synchronizing the operations of receiving a
code message and data word to which said pulses pertain.
s

5. A communications link as defined in claim 14 wherein
25
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